This paper presents a detailed design methodology for soft switched inverters. The actively clamped resonant dc link inverter and the resonant pole inverter are taken as illustrative design examples with a detailed enumeration of component design rules, switching loss calculations and system optimization. The soft switched circuits are then compared with the conventional "hard" switched voltage sourced inverter under identical load conditions.
Introduction
The concept of soft switching in high power inverter circuits is ateacting a lot of attention as shown by recent literature [ 1 -51. A soft switching converter is characterized by intrinsic modes of operation which allow an automatic and lossless resetting of the snubber elements by appropriate recirculation of the trapped energy. Reactive elements in these circuits principally shape the device switching loci and play only a minor role in the power transfer process. These circuits hold the promise of substantially higher switching frequencies with minimal penalties in terms of rating and cost.
The resonant dc link inverter (RDCLI) and the quasiresonant current mode or resonant pole inverter (RPI) are two examples of such soft switched inverters [SI. These circuits have already been shown to be viable with BJTs and GTOs at up to the 20 kW level with strong potential for reaching power levels greater than 100 kW. However, much confusion still persists regarding the operation, control, efficiency and performance characteristics of such converters. This paper attempts to specify in detail, a methodology for the design and control of such converters for maximizing performance, with particular emphasis on the RDCLI and RPI. As one of the major aims is the realization of low loss switching, efficiencies of the converters are compared with that of comparably rated hard-switched voltage source inverters. Equations are developed for analytically estimating system losses and for guiding the choice of circuit components. The various trade-offs inherent in the design process are detailed and the impact of modulation strategy is discussed. It is hoped that this paper will establish the framework for evaluating and comparing various soft switched inverter topologies.
Soft Switched Inverter Control Issues
A circuit schematic of the actively clamped resonant dc link inverter is shown in Figure 1 as the preferred topology [SI. The circuit operates by setting up a resonating dc link which periodically returns the dc bus voltage to zero volts. During the interval that the diodes in antiparallel with the main inverter devices are conducting, all inverter devices may be turned off if desired with minimal tumoff losses. At the same time, all incoming devices may be turned on with zero turn-on losses. The concept was introduced in Reference 1 and was developed in Reference 5 to include the active clamp. The use of a seventh device, S7, restricts voltage stresses to less than twice the dc supply voltage and increases the applications potential of the circuit. Resonant DC Link Inverter the way the ... verter can be controlled. *It is clear that the'clamp should be lossless and should not need a continuous power feed from an auxiliary supply. One possible control approach was detailed in Reference 5. In a manner similar to the unclamped RDCL inverter, the resonating bus is held shorted for sufficient time to ensure that at least the minimum required energy is pumped into the clamp capacitor, CC. Turn-off of the clamp device S7 , in tum regulates the energy drawn from the clamp capacitor over a cycle. Consequently, by controlling the turn-off of S7, it is possible to maintain zero average power flow into CC and to regulate the clamping voltage at a preset desired value.
The problem with this scheme is that the resonating bus needs to be shorted every resonant cycle by a turn-on of all inverter devices, or alternatively by an additional device in parallel. This of course has to be followed by turn-off of three of the main devices. The higher switching rates implies higher gate drive losses. Of even 88CH2565-0/88~oooO-0758$01 .OO 0 1988 IEEE more importance is the storage time of the device. The finite, and often large storage time, results in bus shorting durations which are longer than desired and substantially reduce the maximum frequency of operation possible.
An alternate means of control is possible and is described below. The major problem with the above scheme is the required tum-on of all inverter devices to ensure a precharge of the energy to be dissipated in the subsequent resonant cycle. With clamping voltage levels of 1.3 -1.8Vs, it is clear that the LC resonant circuit can reach the clamping voltage even with zero initial current. The critical resonant transition occurs when the clamp device is turned off. As shown in Reference 5, the minimum current in the inductor (ILM) at that instant needs to be where Ix is the dc link current during that resonant cycle, Vs is the supply voltage, 20 = (L/C,)1/2 and KVs is the clamping voltage.
Maintaining inductor trip current iL = IT > ILM ensures that the 'resonant bus shorting interval is not very critical and does not need to be controlled.
The presence of modulation in the inverter section causes the current Ix to change by large quantum jumps on a resonant cycle to cycle basis. For example, if inverter switches s1S2s6 in Figure l a are conducting with a resulting IXo in the link, turning them off and turning on S&S5 in the next cycle forces IX = -IXo. At the instant just before switching, iL = Ix. Consequently, 2Ix flows into the capacitor CR for the next resonant cycle and pumps substantial energy into the clamp capacitor CC. On the other hand if the transition has been from -IXo to IXo, the bus would have remained shorted allowing iL to build up to Ixo before the resonant cycle would start. The net initial current into CR would then be zero, and insufficient energy would be transferred to CC. However, if Q is large enough then energy balance over a few cycles would be possible and the mp current IT could be regulated through a PI loop to effect energy balance and clamp voltage regulation. Figure 2 shows waveforms depicting the two modes of operation.
Consequently, under modulation conditions, the clamp can be self sustaining and does not need an auxiliary supply except for precharging prior to start-up. If operation under zero load current conditions is anticipated, then the auxiliary supply needs to be sized to handle resonant circuit losses. With this control strategy, the main inverter devices do not need to be turned on during the bus shorting interval. This results in a simpler, decoupled control strategy where link control is accomplished via control of the clamp device S7, and modulation control is from the main inverter devices SI-&. A block schematic of the new controller is shown in Figure   3 . This also yields a 30 % increase in the link switching frequency attainable.
Another inverter control issue concerns the modulation strategy. Given the discrete pulse modulation (DPM) on the inverter output, a new class of modulator is required. The sigma delta modulator (ZAM) [ 1, 2, 6] and the current regulated delta modulator (CRAM) [7] are good examples of effective control strategies. More recently it has also been shown that real time optimal discrete pulse modulation strategies are relatively easy to implement [4, 8] . In a manner similar to hard switching PWM systems, it has been shown that line-line switching functions which avoid 1 to 7 1 transitions demonstrate improved performance. This has a major impact on the operation of the resonant link itself. The sizing of the LC components is done dependent on the device switching losses, which are a funtion of the maximum reapplied dvldt at the start of the resonant cycle, which in turn is dependent on the maximum current in CR. Looking at the waveforms in Figure 2 , it can be seen that eliminating 2 1 to 1 transitions by switching SlS2S3 on in the next cycle, would reduce the peak current in CR from 21x to Ix, a 50 % reduction in dv/dt and in device switching losses. Consequently, it is desirable to adopt modulation strategies which do not allow such transitions. : S+&: The resonant dc link inverter behaves almost exactly like a hardswitched PWM inverter operated off the same supply voltage Vs. It is characterized by the same output voltage to supply voltage ratio. It generates a voltage source output and is ideally suited for drives applications where load inductance provides sufficient filtering. For UPS type applications, where an LC filter would need to be used, it is possible that the resonant pole inverter (RPI) would also be a suitable candidate [5] . A circuit schematic and waveforms are shown in Figure 4 . The RPI works on the principle that soft switching implies device turn-on with the antiparallel diode Figure : 
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Consequently, for the purposes of soft switching, only the tum-off switching losses need to be calculated differently. Turn-on losses are zero, while conduction losses correspond to the dc current curve [9] . In order to maximize the benefits of soft switching, CR is chosen to operate in the oversnubbed mode. This implies that the device current reaches zero before the voltage across the device has reached its clamping level. Figure 5 shows typical switching waveforms for a soft switched device including capacitive snubber.
It is assumed that the resonant inductor current does not change appreciably during device current turn-off. The device current iD can be approximated to Figure   4a ) conducts, the current in L1 ramps up until the device SI is forced into conduction. At this point, the device can be turned off forcing the current to commutate to the diode D2. Provided sufficient current exists in L1, it resonates with CR and forces the bus voltage transition. With D2 conducting, S2 can be turned-on with no turn-on losses. The process can now be repeated. The use of purely capacitive lossless snubbers implies that oversized snubbers can be used to get substantially higher switching frequencies. Control of the RPI is fairly simple and has been discussed in Reference 5.
Of vital importance to all soft switched inverters is the design of the LC components and an appreciation of all the trade-offs involved in the design process. Of primary importance is the issue of higher switching frequencies, a factor which is completely limited by device characteristics and system losses. These aspects are considered next.
Device Losses Under Soft Switching
Inverter design commences with the selection of devices. Given the device switching characteristics, the L and C elements can then be chosen so as to minimize the sum of conduction and switching losses in the devices as well as losses occumng in the ESR of the reactive components. Further, device specifications directly translate into a switching frequency limit that can be achieved, giving an indication of the spectral performance possible. The strong interactions between various parameters makes the analysis fairly complex and often counter intuitive. It is important that these interactions be properly understood, if a design methodology is to be formulated. This paper will assume that BJT darlington transistors are the device of choice, although similar procedures could be applied to any gate turn-off device. Device behaviour under soft switching conditions needs to be understood and has been characterized in Reference 9. The important differences compared to hard switching are the elimination of RBSOA constraints permitting higher reverse base currents and smaller storage time. It was also found that no dynamic saturation exists at device tum-on with diode conducting. The higher peak voltage and current stresses resulting from diode recovery are also no longer relevant. 
The instantaneous device dissipation has a maximum of Pdm at t = 2tfD
"ftf Pdm = -
CR
The tum-off switching locus for various values of CR is shown in Figure 6 . Given an oversnubbed case, the average device switching losses can then be calculated for an average switching frequency f to be 1 ; t :
Under typical operating conditions, the expression for Psw and Pdm are accurate to within a few percent of values calculated from exact analytical expressions. That is considered sufficiently accurate for the application. The motivation for the use of soft switched inverters stems from a desire to increase the switching frequency so as to realize higher performance and power density. It is clear that the choice of link frequency and LC component values will ultimately be dependent on the device characteristics itself. The complex tradeoffs involved often make the process counter intuitive at first glance. However, in an effort to develop a methodology for the design of soft switched inverters, an analytical estimate is developed for losses in the RDCL inverter. For the ideal RDCL inverter with lossless LC elements and devices, the minimum value of trip current IT=ILM is adequate to keep the link functioning. This corresponds to the case when shorting time for the resonant bus approaches zero. Under these conditions, for a clamping level KVs, the link switching frequency can be found to be [5] f L = Total system losses are made up of conduction and switching losses in the five devices and losses in the inductor ESR. These are individually calculated below.
Main device cohction loss (PcM):
and C and are governed by the load current io = load current always flows in two devices
The conduction losses in s1-s4 are almost independent of L sinot . As the
Main device switching loss (PsM):
Main device switching losses depend primarily on CR, and indirectly on L. Switching losses occur whenever the bus voltage is rising at the time the device is being turned off. This corresponds to the case where iL > 1, immediately after switching, and minimum time is spent with the bus shorted. For the case where iL < I,, the bus automatically remains shorted until iL = I,, and the clamp on the bus voltage resulting from the main diodes is released. Under these conditions, device turn-off has already been accomplished with the diodes conducting, i.e; no switching losses. Consequently, assuming that the worst case current I, is turned off in half of the switching cycles, we can estimate the main device switching losses to be
Clamp device conduction loss (Pcc):
The current in the clamp device has a profile given in Figure  8 . Assuming charge balance energy cycle, the peak currents in the diode and device are equal and have peak magnitudes of The current flows first through the diode and then through the device. Assuming equal voltage drops of VD across each, we can calculate the average clamp conduction loss by finding the average current through the diode and device respectively. The shaded area in Figure 8 represents the current through the diode and corresponds to a net charge transferred to clamp capacitor of qcl, where
The average current is then found by dividing qci by TT. Now the total conduction losses in the clamp can be found to be
Clamp device switching losses (Psc):
The peak current being turned off in the clamp device depends on the control strategy being implemented. The actual current at tum off is -ICM from equation 11. In actual practice, the current at turn-off may be selected to be higher corresponding to an overexcited case for the resonant link. To tum off current ICM, the average switching loss incurred can be found from equation 7 to be
ESR losses (PL):
The loss in the ESR elements is predominantly in the inductor and has two identifiable components, the dc load current and the ac circulating current. Under worst case conditions corresponding to a unity pf load with square wave output voltage, the dc current is a rectified sinusoid with a peak of Io while the circulating current is VJZ, , . This loss is most difficult to estimate with accuracy as it is dependent on the modulation strategy which cannot be factored in except in numerical computation. Under these assumptions, PL can be calculated to be p =o ( 
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where Q is the quality factor of the resonant tank. Q factors of 200 are easily attained in the laboratory.
Total system losses (PT):
summing the various components The total RDCL system losses can now be calculated by
The expression confirms our original suspicion that system optimization involves a wide variety of trade-offs. Equation 16
relates the link frequency and losses to & system parameters such as the clamping level K, device current fall time tf, VD, Vs and Q. Given equation 16, the next step is the selection of best values of L and CR. Examining the expression for PT, it can be seen that the absolute minimum occurs as the LCR product becomes infinite. A more reasonable optimization strategy would thus find optimal values of L and CR at a specified link frequency (given by equation 8a). Thus, using equation 8a as a constraint, equation 16 is differentiated to find an extremum point. Thus rewriting equation 8a, K A = --
Differentiating with respect to L and equating to zero, we can find the values of inductance LM and capacitance CRM which gives the lowest losses at a specified link frequency. It can be seen that TT depends on Vo, Vs, Ir, L and CR. Consequently, the switching frequency varies dynamically during a cycle and is maximum at no load with zero output voltage and is minimum at full load and maximum output voltage. With low frequency ac modulation, the system behaves similarly to a PWM system and generates harmonics close to the switching frequency defined by equation 23 under rated conditions. Figure 9 shows the envelope of the inductor current waveform showing the lower and upper boundaries. For similar switching frequencies, the RPI possesses vastly superior spectral characteristics as compared to the RDCL inverter. The remaining loss component is in the inductor ESR. This is found by finding the r.m.s. current in the inductor and calculating the 12R loss PR at the rated operating point.
where R1 is the ESR of the inductance. Summing the three loss components than gives the total system loss. The optimization can be done either for minimum overall loss or minimum device loss.
The above procedure is similar to that for the RDCLI and allows calculation of the L and CK components in the RPI. The output of the inverter is the filter capacitor voltage and the total hamionic distortion constraint on the output would determine choice of Cf. In order to choose Cf, let us examine the output voltage as seen in Figure 4b . Assuming a large frequency differential between the switching and output frequencies, we can approximate the pole output voltage by a duty cycle modulated waveform as shown in Figure 9 . The dominant frequency component ir, the pole voltage that is to be filtered is at the switching frequeilcy f given by equation This implies that the RPI has minimum frequency ratio R = f / fs. A typical value fcr R is 60 -65.
Comparison of Soft Switched Converters
In order to evaluate the vaiidity of the prcposed design methodologies, a detailed comp,arison was undertaken for a single phase H-bridge inverter rated at IOkW. The inverters compared included the RDCLI, the RPI and the hard switched PWM voitage source inverter (HSI). Ail inverters were operated off a supply voltage of 300 volts and delivered output power at 60 hertz to a unity power factor load. For the RDCLI and the HSI, the output was assumed to be a sinusoidal current source with peak amplitude of 100 Amps. The inverters were modulated using a modified sigma-delta modulation [81 and sine-triangle PWM respectively to generate 200 volts peak fundamental output voltage. The RPI was assumed to have a voltage source load and the current in the octput was controlled to satisfy identical load conditions. Figure 10 shows circuit schematic and waveforms for the hard switched inverter.
The devices used in the simulation were assumed to be B J T darlingtons with VD=1.8 volts and tf=2 ps. The RDCLI was assumed to clamp at 450 volts (K=1.5). Diodes used in the HSI simulation were assumed to have a reverse recovery time of 500 ns. All inductors were assumed to have a Q = 200. The operation of each inverter was simulated using the Advanced Continuous Simulation Language (ACSL) on an Apollo workstation. Each run involved detailed computation of component losses over an entire 60 hertz cycle. For the RDCLI, the modulation strategy avoided 1 to + 1 switching transitions to ease stresses on the link.
One of the more important goals was to verify the validity of the loss estimates upon which the design methodologies were based. For the conditions specified above, Figure 11 shows comparisons of total system losses versus L for the RDCLI operating at 10 kHz, 25 kHz and 40 kHz. The optimal choice of L is seen to be accurate to within 2-3 %, while the estimate on system loss is within 10 %. The accuracy of these estimates is more than adequate given the shallow extremum exhibited by the various curves. Given the fact that each optimization run took well over 8 hours on the computer, the importance of the estimates may be appreciated. Figure 12 shows the variation of the system losses with the link frequency for the RDCLI. Each point represents the optimum design point at that frequency. It is interesting to note that a 400 % increase in frequency from 10 kHz to 40 kHz increased total losses by only 22 % from 447 watts to 546 watts under identical load conditions.
For the RPI, Figure 13 we get from equation 29, Cf = 135 pF. At fs = 60 hertz, the capacitor conducts 10A peak at the power frequency which corresponds to 10 % of rated current. This is certainly acceptable. Table 1 gives a summary of various loss components for the topolgies and switching frequencies considered. It can be seen that the RDCL inverter is most effective at reducing switching losses and permits operation at substantially higher switching frequency. The losses in the RDCL actually include a fifth device, and indicate that losses per device are even lower. For the HSI as expected, switching losses completely dominate and limit the performance level achievable. For the RPI, switching losses are substantially reduced compared to the HSI but are greater than for the RDCLI. The use of a pulse width modulation strategy as opposed to a discrete pulse modulation (DPM) strategy may provide the only reason for selecting the RPI over the RDCLI. Table 2 shows details of peak, average and rms stresses on the variou~ components. The biggest penalty faced by the RDCLI is obviously the 1SVs voltage stress. The peak device current stresses in the RDCLI are actually lower than for the HSI. The RPI peak device current seems to be very high at 315 amperes.
However, the average device current which governs conduction losses is very similar to the RDCLI. Consequently, using a device with a good peak turn-off capability, such as a GTO, would maximize RPI performance. 
